Abstract-The present investigation aimed to use in-situ heating experiment in a transmission electron microscope (TEM) to live characterize the thermal stability of a Cu/Ni-W-P interlayer/ZnAl solder interconnect. It demonstrated the TEM was able to detect live intermetallic compounds (IMCs) growth during heating. In addition, stress building up was evidenced by the progressive evolving of the dislocations at the interface between Ni-W-P interlayer and the ZnAl Solder. However, due to the µm to nm scale of specimens' dimensions required for electron microscopy, the sample preparation and data interpretation remains a challenge.
I. INTRODUCTION
To maximize the potential of wide-band-gap (WBG) semiconductor devices in power electronics, there are manufacturing challenges as well as reliability requirements. High-temperature joining methods are one of them to enable the necessary electrical, thermal and mechanical interconnections, hence robust assemble of power electronic modules manufacturing reliable components. Solder attachment with high-melting-point, Pb-rich solders (e.g. Pb-5Sn with TR RmRR~305°C) has been widely established [1, 2] . However, in response to the European Union directive Restriction of Hazardous Materials (RoHS), restrictions on the use of Pb will inevitably become more stringent over time. Among the Pb-free high temperature solders including Au-based solder, Bi-Ag solder, Zn-based solder and so on, the Zn-Al solder shows great potential due to its low-cost, high melting point, excellent mechanical property, good thermal and electrical conductivity [3, 4] . However, rapid interfacial reactions between Zn-Al solders and Cu substrates significantly deteriorate the reliability of the solder interconnects [5] . Thus, novel metallisation such as electroless Ni based interlayers (Ni-W-P, Ni-P) were applied [6] as a diffusion barrier to resist the interfacial interaction and subsequent diffusion.
In the meantime, interconnects bonding reliability prediction is of great interest to many areas of power electronics. It is widely accepted that the interfacial reaction layers at solder/substrate interfaces are crucial for the reliability of power electronics, which demands fundamental understanding on their formation and evolution mechanism [7, 8] . Conventionally, works have been carried out on the fixed state of the solder joints under different thermal conditions, followed by subsequent examination using scanning electron microscopy (SEM) or transmission electron microscopy (TEM) techniques [9, 10] , i.e. post-mortem examination or ex-situ method.
With the high integration in component design (i.e. small size scale of the interconnects) and the recent fast advance of the electron microscopy techniques, we propose to utilize the in-situ electron microscopy techniques to evaluate interconnects reliability. The in-situ electron microscopy offers clear advantages: 1) visualisation at micron to nanometer resolution of the thinnest layers in an interconnect having several interfaces; 2) applying simultaneous stimuli of heating/cooling and/or biasing while observing live degradation [11] . In this work, using Zn-5Al solder and Ni-W-P under bump metallization layer on Cu substrate, in-situ heating test was performed in a FEI Tecnai F20 transmission electron microscope (TEM). The conventional ex-situ characterisation would only have chance to record the microstructures of the starting point and the final heat-treatment. All the intermediate stages would have been missed, hence the conclusions could be hypothesis.
II. EXPERIMETAL PROCEDURES

A. Interconnects preparation
The interconnect was prepared in 3 steps: (i) an electroless Ni-W-P ternary alloy was produced on polycrystalline copper substrates; (ii) Zn-5Al solder pellets (weight: approximately 0.15 g, melting point: 382°C) were then placed on Ni-W-Pplated Cu substrates; (iii) reflow was conducted at 450°C on a hotplate attached to a temperature control unit. Details of the electroless plating and reflow profile can be found in a previous paper [6] .
B. Specimen preparation and electron microscopy
The interconnect with a reflow time of 1 minute was selected. Standard metallography specimen was prepared as the following ---a cross section block was cold mounted, ground and polished using diamond paste followed by colloidal silica. A lamella cross section of the interconnect was lifted out perpendicular to the interfaces using a FEI focused ion beam (FIB) Nova Nanolab 600 and transferred to a DENSsolutions® micro-electromechanical systems (MEMS)-based heating chip (mounted on the custom SEM stub with 45° faces), as well as final thinning of the lamella sample for the purpose of in-situ TEM investigation. The FIB instrument comprises a 30 kV electron column for scanning electron microscopy (SEM) and a 30 kV ion column (GaP P + PP), mounted at 52° to the electron column, which allows micron scale fabrication (e.g. digging, welding, cutting and depositing) on the sample. The system is equipped with a micro-manipulator and a gas injector for the in-situ deposition of Pt. Details of the preparation can be found elsewhere [11, 12] .
The final thinned lamella was mounted onto the MEMS heating chip, which is ready to be loaded onto a TEM sample holder and inserted to a TEM and perform heating experiment live inside the TEM. A FEI Tecnai F20 field emission gun scanning transmission electron microscope (FEG-STEM) was employed to perform the experiment. The TEM was operated at 200kV, equipped with a Fischione high angle annular dark field (HAADF) detector and a Gatan bright field (BF) detector to record STEM images. In addition, elemental mapping was conducted using the attached Oxford Instruments X-max80 TLE windowless X-ray detector for energy dispersive X-ray spectroscopy (EDS) analysis. The heating profile was shown in Fig. 1 . Figure 2a shows a bright field TEM image highlighting the through holes on the MEMS heating chip (DENSsolutions). Figure 2b shows the lamella of interconnect cross section lying on top of a hole. Layers of the interconnect can be seen clearly. It was recommended to select one of holes at the centre of the chip for the best accuracy of temperature control although the temperature error is <5% [13] . Note the TEM lamella has an area of approximately 10μm 5μm (length × width). The thickness of the lamella is ~150nm at the two sides, with the middle region of ~100nm to allow the best electron transparency, which was aimed to be aligned approximately across the hole, as shown in Fig. 2b. (a) (b) Fig. 2a ) Centre holes on the MEMS heating chip; b) the lamella TEM specimen which contains the interconnect interfaces lying across a hole. Fig. 3 . STEM/HAADF image of the interconnect and the corresponding EDS elemental maps. Figure 3 shows the image of the cross-sectional interconnect and the chemical maps of the layers. The interconnect includes the Cu substrate, the electroless plated interlayer of Ni-W-P (1.8μm thick), the Zn-Al solder on top of the Ni-W-P interlayer, as indicated by the elemental maps respectively. Note the top left triangle is Pt, which is a layer deposited during FIB specimen preparation to preserve the outermost surface and facilitate XQLIRUP WKLQQLQJ RI WKH VSHFLPHQ 7KH 3 .Į LV NH9 RYHUODSSLQJ ZLWK 3W 0Į of 2.049keV, thus the Pt is also highlighted in P map. There is a thin layer of IMCs rich in Ni and Al already present at the interface of Zn-Al and Ni-W-P. This layer is due to the initial formation after reflow for 1 minute heating profile during the preparation of the Zn-Al interconnect. Thus, the interface is free of oxidation and allows the interfacial diffusion and reaction between the solder and the substrate during the subsequent in-situ heating in the TEM. Majority of the interface was sealed by the IMCs though some area did show voids as towards to the right end of this image. Figure 4 shows images recorded at three temperatures: start room temperature (20°C), 300°C and 330°C during the in-situ heating experiment in the TEM. They represent major microstructure transition stages. No obvious change was detected before 300°C in terms of the microstructures of the interfaces based on the many frames recorded every ~5 seconds. However, comparing images at 20°C and 300°C, one can notice the dislocations (the dark lines in the middle grain) moving up away from interface. This indicates stress starting to build up at the interface. During imaging recording of the in-situ experiment, the specimen holder and TEM experimental settings were maintained unchanged to the best of possibility. The fact that the contrast of the adjacent grains and grain boundaries remained suggests that the change was not caused by mechanical deformation at the whole lamella scale (i.e. not caused by bending between the lamella and heating chip), but local within the specimen at the solder/interlayer interface. The reason other grains didn't show dislocations but this one showed is mainly because this grain happened to be situated at the two-beam diffraction condition to allow best visibility of dislocations [14] , others didn't satisfy the condition, hence dislocations invisible. Soon after this, an additional IMC layer spread at the interface as shown in the image recorded at 330°C (arrowed). The void remained largely unchanged so far at this stage.
III. RESULTS AND DISCUSSION
IV. CONCLUDING REMARKS
The results showed that live growth of IMCs between the ZnAl solder and the Ni-W-P under bump metallisation layer, as well as the strain induced during the heating as evidenced by the progressive dislocations evolution during an in-situ heating experiment performed in a TEM. It demonstrated that in-situ TEM could be a powerful tool in simulating reliability and thermal stability and monitoring the microstructural degradation. However, due to the small dimension of the specimen that can be examined and the challenging sample preparation, more research is required to realise the true potential in the future.
